4.1 Design a 4-bit parity generator. The output is 0 for even parity and 1 for odd parity. Write both the VHDL and Verilog codes. 4.2 Design a 3-bit priority encoder. The input I is 3-bit, and the ...