That makes the placement & optimization process clock aware. Also it provide the necessary pull/push information for clock logic while clock tree building. Clock Gate Aware Design Closure Algorithm ...