This chapter describes the details of the middle PCI Express architectural layer, the Data Link Layer. The Data Link Layer s main responsibility is error detection ...