There will be no need to write any tests for this lab. The assessed coursework will be verified using a framework ... Based on the notes from Lecture 5, implement this state machine in SystemVerilog.